



# Application Note

## **Q Strip® QTE/QSE Series 16mm Stack Height Final Inch® Designs in XAUI Applications**

Revision Date: July 29, 2005

**Copyrights and Trademarks**  
Copyright © 2005 Samtec, Inc.

Developed in conjunction with  
Teraspeed Consulting Group LLC

**Series:** QTE/QSE Series, 16mm Stack Height  
**Standard:** XAUI

## COPYRIGHTS, TRADEMARKS, and PATENTS

Q Strip® and Final Inch® are trademarks of Samtec, Inc. Other product names used herein are trademarks of their respective owners. All information and material in this publication are property of Samtec, Inc. All related rights are reserved. Samtec, Inc. does not authorize customers to make copies of the content for any use.

### ***Terms of Use***

Use of this publication is limited to viewing the pages for evaluation or purchase. No permission is granted to the user to copy, print, distribute, transmit, display in public, or modify the contents of this document in any way.

### ***Disclaimer***

The information in this publication may change without notice. All materials published here are “As Is” and without implied or expressed warranties. Samtec, Inc. does not warrant this publication will be without error, or that defects will be corrected. Samtec, Inc. makes every effort to present our customers an excellent and useful publication, but we do not warrant or represent the use of the materials here in terms of their accuracy, reliability or otherwise. Therefore, you agree that all access and use of this publication's content is at your own risk.

NEITHER SAMTEC, INC. NOR ANY PARTY INVOLVED IN CREATING, PRODUCING, OR DELIVERING THIS PUBLICATION SHALL BE LIABLE FOR ANY DIRECT, INCIDENTAL, CONSEQUENTIAL, INDIRECT, OR PUNITIVE DAMAGES ARISING OUT OF YOUR ACCESS, USE OR INABILITY TO ACCESS OR USE THIS PUBLICATION, OR ANY ERRORS OR OMISSIONS IN ITS CONTENT.

**Series:** QTE/QSE Series, 16mm Stack Height  
**Standard:** XAUI

## **Abstract**

The 10 Gigabit Attachment Unit Interface (XAUI) is primarily intended as a point-to-point interface of up to approximately 50 cm (19.685 inches) between integrated circuits using controlled impedance traces on low-cost printed circuit boards (PCBs). As with any modern high speed PCB design, the performance of an actual XAUI interconnect is highly dependent on the implementation. This paper describes a measurement method applied to proven Samtec Final Inch® designs and this industry standard to help engineers deploy systems of two PCB cards mated through Samtec's family of high speed electrical connectors. To demonstrate the feasibility of using Samtec QTE/QSE series connectors with standard FR4 epoxy PCBs, informative interconnect loss and jitter values will be measured through SPICE simulation and presented in spreadsheet format. Also, trace lengths leading to each of the QTE/QSE series connectors will be gradually increased to show the limits of compliance.

In order to ensure interoperability between XAUI transmitter and receiver devices, we will stress a typical interconnect design by stimulating their SPICE model components and devices with stressed data patterns. This paper will cover techniques to stress the system with reduced driver amplitude as well as jitter injection.

## **Introduction**

Samtec has developed a full line of connector products that are designed to support serial speeds up to and greater than 3.125 Gb/ps, the "Baud rate" of each XAUI data lane. Working with Teraspeed Consulting, they have developed a complete breakout and routing solution for each member of Samtec's line of high speed connectors, called Final Inch®. To demonstrate the feasibility of using Samtec QTE/QSE series connectors in XAUI applications with standard FR4 epoxy PCBs, informative interconnect loss and jitter values will be measured through SPICE simulation and presented in a user-friendly spreadsheet format. Trace lengths will be varied to show the limits of compliance.

Analysis will consist of stimulating a typical trace-connector-trace circuit path with a worst case signal and then observing the corresponding eye closure related to reflections due to impedance discontinuities, loss, and stubs. Next, utility software will be used to extract, analyze, and format SPICE-measured voltage amplitudes and single-ended signal crossing times. Mask violations (see Figure 3) will be recorded in pass/fail format.

**Series:** QTE/QSE Series, 16mm Stack Height  
**Standard:** XAUI

## Definitions

**Interconnect Budget** – The amount of loss and jitter that is allowed in the interconnect and still meet the target specification.

**Loss** – The single-ended voltage swing attenuation from transmitter to receiver on the trace. The trace is subject to resistive, dielectric, and skin effect loss. Loss increases as trace length and and/or signal frequency increases. Vias and connectors also exhibit losses which must be included in the interconnect budget. Total loss allowed in the XAUI interconnect is -12.0dB.

**Jitter** – The variation in the time between single-ended crossings from the ideal crossing time. Jitter includes both data dependent and random contributions on the interconnect. Total jitter allowed in the XAUI interconnect is +/-0.275UI, or +/-88 ps when UI = 320 ps.

**PRBS** – Pseudo Random Bit Sequence.

**T<sub>j</sub>** – Total jitter, which is the convolution of the probability density functions for all the jitter sources, Random jitter (R<sub>j</sub>) and Deterministic jitter (D<sub>j</sub>). The UI allocation is given as the allowable T<sub>j</sub>.

**UI** – Unit Interval. The time interval required for transmission of one data symbol. For a binary lane operating at 3.125 Gbps, the UI is 320 ps.

**V<sub>DIFF</sub>** – Differential voltage, defined as the difference of the positive conductor voltage and the negative conductor voltage (V<sub>D+</sub> - V<sub>D-</sub>).

**V<sub>DIFFp-p</sub>** – Differential peak-to-peak voltage, defined by the following equations:

$$V_{DIFFp-p} = (2 * \max | V_{D+} - V_{D-} |) \text{ (Applies to a symmetric differential swing)}$$

$$V_{DIFFp-p} = (\max | V_{D+} - V_{D-} | \{ V_{D+} > V_{D-} \} + \max | V_{D+} - V_{D-} | \{ V_{D+} < V_{D-} \}) \\ \text{(Applies to a asymmetric differential swing)}$$

**Series:** QTE/QSE Series, 16mm Stack Height  
**Standard:** XAUI

## **The XAUI Specification**

XAUI links are based on recent advances in point-to-point interconnect technology. A XAUI lane is comprised of a dual-simplex communications channel between two components physically consisting of two low-voltage, differential signal pairs. Four of these lanes are used to convey 32-bit self-clocking data and control, each at a nominal rate of 3.125 GBaud resulting in a 10 Gb/ps effective data rate.

The XAUI specification uses the name “byte stream” to describe one half of a data lane. The design model used for this paper is of three byte streams operating in tandem, one the victim surrounded by 2 aggressors, with all bit streams heading in the same direction and passing through the connector on adjacent pin pairs.

Detailed specifications for the XAUI electrical sub-block can be found starting in Section 47 of IEEE 802.3ae™ Specification. Relevant timing and voltage constraints from this section of the specification will be referred to throughout the rest of this paper.

## **Setup and Measurement**

### ***Input Stimulus Setup***


A PRBS 2<sup>7</sup>-1 pattern was used for victim stimulus and a repeating 1010... pattern used for the aggressor stimulus for the differential pairs on each side of the victim differential pair. Xilinx supplies a stimulus generator tool kit within their VirtexII Pro™ design kit giving customers complete control over the amount of jitter in the transmitter’s data output. Using their stimulus generator system along with their RocketIO™ multi-gigabit serial transceiver model, just the right amount of total jitter was added to the driver output to barely meet worst case XAUI transmit jitter specifications. The slow-slow corner silicon SPICE model was used to come as close as possible to the minimum single-ended V<sub>DIFF</sub> output specification.

### ***The Test Circuit Model***


The test circuit modeled is shown in Figure 1. It consists of the following:

- One set of three of Xilinx Virtex-II Pro™ serial transceiver models configured as XAUI drivers.
- Xilinx FPGA flip-chip package model.
- 1 Samtec Q Strip® QTE/QSE Series Final Inch® design, comprised of the QTE-020-04-L-D-A/QSE-020-01-L-D-A 16mm stack height connector models surrounded by the Samtec’s BOR models, lossy trace models, and SMA connector models on both sides of the connector.
- One set of six AC coupling capacitors, value = 100 nF.
- 100 Ohm termination resistors.

**Series:** QTE/QSE Series, 16mm Stack Height  
**Standard:** XAUI



**Figure 1 - XAUI Test Circuit**



**Figure 2 – QTE/QSE single-ended connector pin pattern.**  
**A = Aggressor pair. V = Victim pair. Black = Grounded pin.**

Series: QTE/QSE Series, 16mm Stack Height  
 Standard: XAUI

## Procedure

### Interconnect Budget

The interconnect budget can be best illustrated by the mask shown in Figure 2. In order to pass the XAUI constraints for loss and jitter, the simulated eye waveform must not touch any location within the grey areas shown. Calculated interconnect budget values are shown in Table 1.




Figure 3 – Example mask template

Symbol	Near-end value	Far-end value	Units
X1	56	88	psec
X2	124.8	128	psec
A1	400	100	mV
A2	800	800	mV

Table 1—Driver template intervals at 3.125 Gbps

	Maximum Loss, A1 to -A1 (See example mask template) ( $V_{DIFFp-p}$ )	Minimum Eye Width, X1 to 1-X1 (See example mask template) ( $UI_{p-p}$ )
Driver at Package Pin	0.800	0.65
Receiver at Package Pin	0.200	0.45
<b>Interconnect budget:</b>	12.04 dB loss <sup>1</sup>	0.2 $UI_{p-p}$ (64ps when $UI=320$ ps)

Table 2—XAUI interconnect budget max loss and min eye width calculated values

<sup>1</sup>The worst case operational loss budget at 1.5625 GHz Nyquist frequency is calculated by taking the minimum driver output voltage ( $V_{TX-DIFF} = 800$  mV) divided by the minimum input voltage to the receiver ( $V_{RX-DIFF} = 200$  mV).  $200/800 = .25$ , which after conversion results in a maximum loss budget of 12.04 dB.

Series: QTE/QSE Series, 16mm Stack Height  
 Standard: XAUI

### Transmitter Compliance Measurements

#### Setup for Tj for UI Measurements

As mentioned in the previous section, the driver stimulus' jitter was adjusted until the transmitter exhibited the maximum total jitter allowed by the XAUI specification at the driver package pins under the compliance load shown in Figure 4 below. The XAUI specification does not specify the range of capacitor values allowed for the AC coupling capacitors. We set C to 100nF for all simulations because it is a popular value in the industry. Table 3 shows the resulting output measurements.




Figure 4 – XAUI Compliance Test/Measurement load

	$V_{DIFFP-P}$ <sup>1</sup>	Total Jitter
Specification	≥800 mV	≤ ±56 psec
Measured	800.2 mV	±55.9 psec

Table 3 – XAUI TX Silicon + Package Measurements at Package Pin

<sup>1</sup>X2 to 1-X2, the TX mid bit sample time, is 70.4 psec when UI = 320 psec.

The eye pattern generated in the XAUI driver compliance test simulation can be found in [Appendix A](#) of this paper, picture #1.

Series: QTE/QSE Series, 16mm Stack Height  
 Standard: XAUI

**Full Circuit Compliance Measurements**

**Differential Voltage and Eye Width Measurements at Receiver End**

QTE/QSE 16 mm Stack Height	Max Jitter <sup>1</sup> at UI = 320 psec	Min RX Eye Width, X1 to 1-X1 (See example mask template)	Min Rx Differential Voltage, A1 to -A1 <sup>2</sup> (See example mask template)	Pass/Fail
Specification	≤ ±88 psec	≥112 psec	≥200mV <sub>DIFFp-p</sub>	-
5" total trace <sup>3</sup>	±	298.6	680.8	Pass
10" total trace	±58.5	292.1	288.1	Pass
15" total trace	±57.6	291.7	484.8	Pass
20" total trace	±59.2	293.0	386.8	Pass
25" total trace	±61.5	293.3	240.4	Pass
30" total trace	±54.3	283.0	269.0	Pass
35" total trace	±61.9	281.7	232.0	Pass
37" total trace	±64.5	279.4	216.6	Pass
38" total trace	±67.2	276.6	204.8	Pass
39" total trace	±68.7	272.6	191.6	Fail

Table 4 – XAUI Measurements at Receiver End – RiseUp™ RU8 Series 25 mm stack height, differential pair configuration.

<sup>1</sup>XAUI jitter requirements are specified as peak from the mean. These value assume symmetrical jitter distributions from the mean.

<sup>2</sup>X2 to 1-X2, the RX mid bit sample time, is 64 psec when UI = 320 psec.

<sup>3</sup>The total trace length specified is the sum of the two differential trace lengths in the QTE/QSE series test fixture model, as shown in Figure 1. These traces are always kept equal in length in each simulation.

The eye pattern generated in the XAUI circuit simulation with 38 inches total trace length can be found in [Appendix A](#) of this paper, picture #2.


**Series:** QTE/QSE Series, 16mm Stack Height  
**Standard:** XAUI

## **Conclusions**


A single Samtec QTE/QSE Series 16 mm used in a differential board-to-board configuration can be used in XAUI systems with total trace lengths not to exceed 38 inches when used with Samtec's Final Inch® routing, breakout, and trace width solutions. Because loss is the dominant contributor to system degradation, designers should be aware that using smaller trace widths, laminates with higher loss tangent, and sub optimal routing solutions with higher pair-to-pair coupling and additional via stubs will decrease overall performance and the maximum allowable trace length. It is advisable when designing systems that approach the maximum jitter limits to perform detailed modeling, simulation, and measurement of the target design including the effects of material properties, traces, vias, and additional components.

**Series:** QTE/QSE Series, 16mm Stack Height  
**Standard:** XAUI

### Appendix A – Waveform images



**Picture 1 – Worst case stimulus differential eye waveform, probed at Xilinx driver package pins, connected to compliance test/measurement load.**



**Picture 2 – QTE/QSE Series 16mm XAUI circuit eye waveform, probed at terminator pins, 38 inches total trace length.**